Quick Navigation

Topics

Quantum Error Correction Fault Tolerance

New Design of Reversible Full Adder/Subtractor using $R$ gate

arXiv
Authors: Rasha Montaser, Ahmed Younes, Mahmoud Abdel-Aty

Year

2017

Paper ID

44265

Status

Preprint

Abstract Read

~2 min

Abstract Words

134

Citations

N/A

Abstract

Quantum computers require quantum processors. An important part of the processor of any computer is the arithmetic unit, which performs binary addition, subtraction, division and multiplication, however multiplication can be performed using repeated addition, while division can be performed using repeated subtraction. In this paper we present two designs using the reversible $R^3$ gate to perform the quantum half adder/ subtractor and the quantum full adder/subtractor. The proposed half adder/subtractor design can be used to perform different logical operations, such as $AND$, $XOR$, $NAND$, $XNOR$, $NOT$ and copy of basis. The proposed design is compared with the other previous designs in terms of the number of gates used, the number of constant bits, the garbage bits, the quantum cost and the delay. The proposed designs are implemented and tested using GAP software.

Paper Tools

Show Paper arXiv Publisher Compare Add to Reading List

References & Citation Signals

Local Citation Graph (Related-Paper Links)

Current Paper #44265

External citation index: OpenAlex citation signal

Community Reactions

Quick sentiment from readers on this paper.

Score: 0
Likes: 0 Dislikes: 0

Sign in to react to this paper.

Discussion & Reviews (Moderated)

Average Rating: 0.0 / 5 (0 ratings)

No written reviews yet.