Quick Navigation

Topics

Quantum Circuit Design Gate Engineering Quantum Error Correction Fault Tolerance

Circuit Depth Reduction for Gate-Model Quantum Computers.

Europe PMC
Authors: Gyongyosi L, Imre S.

Year

2020

Paper ID

34438

Status

Peer-reviewed

Abstract Read

~2 min

Abstract Words

0

Citations

60

Abstract

No abstract available.

Paper Tools

Publisher Compare Add to Reading List

References & Citation Signals

Local Citation Graph (Related-Paper Links)

Current Paper #34438 #59444 Qubit-oscillator concatenated c...

External citation index: OpenAlex citation signal • updated 2026-05-05 23:33:30

Community Reactions

Quick sentiment from readers on this paper.

Score: 0
Likes: 0 Dislikes: 0

Sign in to react to this paper.

Discussion & Reviews (Moderated)

Average Rating: 0.0 / 5 (0 ratings)

No written reviews yet.