Compare Papers
Paper 1
A Scheduler for the Active Volume Architecture
Sam Heavey, Athena Caesura
- Year
- 2026
- Journal
- arXiv preprint
- DOI
- arXiv:2603.06376
- arXiv
- 2603.06376
We improve the accuracy of Active Volume resource estimates by explicitly scheduling when Active Volume blocks execute. We present software that uses a greedy strategy to assign each logical qubit a role in each logical cycle (e.g., workspace, stale state storage, and bridge qubits). We empirically derive a novel formula for bridge- and stale-state-qubit overheads and improve the accuracy of runtime estimates, revealing that larger circuits can run on a given computer than previously predicted by analytic models. For a $4\times4$ Fermi-Hubbard simulation test circuit, this yields a $1.76\times$ runtime speedup with a $1.44\times$ reduction in bridge- and stale-state-qubit overheads compared to the model used in arXiv:2501.06165. Moreover, we show that for this test circuit, reaction times are insignificant in runtime estimates for computers with fewer than 600 logical qubits and that the number of reaction layers per logical cycle remains 1 in this regime. Our results pave the way for a full compilation pipeline for the Active Volume architecture and improved analytic resource estimates.
Open paperPaper 2
Building a spin quantum bit register using semiconductor nanowires.
Baugh J, Fung JS, Mracek J, LaPierre RR.
- Year
- 2010
- Journal
- Nanotechnology
- DOI
- 10.1088/0957-4484/21/13/134018
- arXiv
- -
No abstract.
Open paper